Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1,441 Commits 1 Branch 0 Tags
Commit Graph

1441 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Michael Ossmann
dbf43bb06b resolved conflicts and merged jboone:firmware_cmake 2014-11-04 17:53:42 -07:00
Michael Ossmann
bb9df8a12a Merge pull request #137 from xyb/py 
update python examples
 2014-09-25 22:35:53 -06:00
xyb
2edd8faac3 try to find Jawbreaker and HackRF One 2014-09-06 23:00:22 +08:00
Michael Ossmann
69c4997727 fixed bug #130, CLKIN failure 2014-08-28 11:34:30 -06:00
Michael Ossmann
21ecd70099 incremented udev rule file number to avoid conflicts 2014-08-28 09:29:03 -06:00
Michael Ossmann
635d429a9a DFU instructions update 2014-08-21 22:15:32 -06:00
Michael Ossmann
109d11558e fixed compiler warning 2014-08-21 22:05:20 -06:00
Michael Ossmann
a3dbde7a81 moved udev rules from hackrf-tools to libhackrf 2014-08-21 22:01:26 -06:00
Michael Ossmann
bac53c035e Merge pull request #128 from sophsec/master 
Fixed setting of partid in hackrf_board_partid_serialno_read
 2014-08-21 20:43:41 -06:00
Michael Ossmann
dcc070c31f Merge pull request #126 from jboone/cpld_tx_q_invert_fix 
CPLD TX Q invert fix
 2014-08-21 12:11:24 -06:00
Postmodern
2ee29a9e71 Fixed setting of partid in hackrf_board_partid_serialno_read 
partid[1] was never being set, so partid[0] would incorrectly be set to partid[1].
 2014-08-20 15:29:16 -07:00
Jared Boone
a380713fdd CPLD: Separate RX and TX invert, fix TX invert sense. 2014-08-20 08:38:27 -07:00
Jared Boone
b2f92665ea CPLD: Fix whitespace. 2014-08-20 08:22:47 -07:00
Michael Ossmann
aec97e7470 Merge pull request #125 from jboone/cpld_tx_q_invert 
CPLD: Add TX Q invert mechanism.
 2014-08-20 00:43:55 -06:00
Jared Boone
ad403fb370 CPLD: Add TX Q invert mechanism. 2014-08-16 17:15:13 -07:00
Michael Ossmann
741941f838 s/Jawbreaker/HackRF/ 2014-08-15 12:31:25 -06:00
Michael Ossmann
c8742572db high-side injection for tuning below 2150 MHz (known bug: baseband spectrum is inverted on TX) 2014-08-15 07:49:13 -06:00
Michael Ossmann
31c82a879a cleaned up signal source mode 2014-08-11 22:58:11 -06:00
Michael Ossmann
19bb8bfb5f Merge pull request #121 from jboone/cleanup_201408 
Miscellaneous clean-up
 2014-08-11 21:34:51 -06:00
Michael Ossmann
6f2e570829 Merge pull request #119 from jboone/cpld_q_invert 
SGPIO API change and CPLD Q channel invert feature.
 2014-08-11 21:32:31 -06:00
Michael Ossmann
19ec8b897a Merge pull request #118 from dovecho/master 
Add signal source mode to hackrf_transfer
 2014-08-11 21:27:44 -06:00
Jared Boone
cd5f0bbb91 Qualify "program" firmware make target to eliminate multiple-definition errors when making entire set of firmware. 2014-08-11 16:44:07 -07:00
Jared Boone
9e95d235b4 Create separate CMake toolchain file. Add references to toolchain file in each firmware CMakeLists.txt. I suspect this can be simpler still, just not sure how, yet... 2014-08-11 16:43:58 -07:00
Jared Boone
4ca1db25a4 Reinstate V=1 make option to see what sections were removed during linking. 2014-08-11 16:43:47 -07:00
Jared Boone
c60caa32fa Ignore firmware/**/build directories for CMake. 2014-08-11 16:43:30 -07:00
Jared Boone
2a7ed069c7 Firmware build system is now CMake, and seems much more sane on the whole. 2014-08-11 16:37:14 -07:00
Jared Boone
245aa1f11e Do not configure BOOT[3:0] pins in SCU, as they should be idle/input/hi-Z on HackRF. 2014-08-11 16:09:50 -07:00
Jared Boone
16709505fc USB0 and USB1 LEDs are only on Jellybean and Jawbreaker. 2014-08-11 16:09:37 -07:00
Jared Boone
54ef8c19cf Add HackRF One RF power enable for samples that RX or TX. 2014-08-11 16:08:51 -07:00
Jared Boone
2538785165 Replace GPIO control of 1V8 supply with official function enable_1v8_power(). 2014-08-11 16:08:30 -07:00
Jared Boone
fe9b4b8ca8 Remove RF power enable from blinky -- it's not necessary. 2014-08-11 16:08:18 -07:00
Jared Boone
2abdebfb2a Add parentheses to silence ambiguous expression warning. 2014-08-11 16:08:08 -07:00
Jared Boone
739dc1acd9 Add GCC "used" attribute to prevent hard_fault_handler_c() from being removed. It trips up -flto. 2014-08-11 16:07:59 -07:00
Jared Boone
9b435f3b7e Configure APB3 for appropriate clock sources during start-up. 2014-08-11 16:07:40 -07:00
Jared Boone
8e387e5489 CPLD: Update bitstream files with RX Q channel flip. 2014-08-11 13:02:14 -07:00
Jared Boone
422173a5f7 SGPIO: Add CPLD RX Q channel inversion, API to control. 2014-08-11 13:02:02 -07:00
Jared Boone
0ab6a92ae6 Change SGPIO CPLD decimation API interface to be one-based (decimation of 1 to 8). 2014-08-11 13:01:50 -07:00
dovecho
7bdc499301 Minor changes to tx_callback 
Finalize the error procedure that was accidentally deleted.
 2014-07-06 00:34:40 +08:00
dovecho
8e5de3b4a8 Add signal source mode to hackrf_transfer 
Now hackrf_transfer can act as an analog signal source to generate a
pure SINE wave at the given frequency.
 2014-07-06 00:10:07 +08:00
Michael Ossmann
44df9d1f82 si5351c_activate_best_clock_source() when starting RX or TX 2014-07-01 15:21:36 -06:00
Michael Ossmann
f9c90f0d35 commented si5351c_activate_best_clock_source() trying to solve intermittent USB failures 2014-07-01 15:21:31 -06:00
Michael Ossmann
576e25b1d4 updated date on silk screen 2014-05-19 13:15:18 -06:00
Michael Ossmann
43f96036e4 increased SKY13317 pad size 2014-05-19 13:13:57 -06:00
Michael Ossmann
2e6a4762ef committed missing gerber files 2014-04-24 11:27:13 -06:00
Michael Ossmann
6bc917ae26 cpld/README 2014-04-24 10:42:25 -06:00
Michael Ossmann
2eaf0c40d9 firmware build instructions with BOARD= 2014-04-24 10:33:21 -06:00
Michael Ossmann
be88d2332d made mounting holes explicitly DNP 2014-04-13 17:32:07 -06:00
Michael Ossmann
423cd0ff96 minor trace width fix 2014-04-13 17:15:29 -06:00
Michael Ossmann
b7e5dca105 changed shape of hole to include P3 2014-04-02 18:06:55 -06:00
Michael Ossmann
ed1f74f8ed tightend up edge cut-out for buttons 2014-04-02 17:58:26 -06:00