bae1cc7c63Merge branch 'master' of git://github.com/jboone/hackrf
TitanMKD
2012-06-21 22:37:54 +02:00
5207489527disconnected pin 5 per B0310J50100AHF datasheet
Michael Ossmann
2012-06-21 12:06:40 -06:00
69935ee88cminor cleanup
Michael Ossmann
2012-06-21 11:46:46 -06:00
7de081c7d5Bubblegum redesign assuming TX_BALUN and RX_BALUN can operate from 10 MHz to 6 GHz
Michael Ossmann
2012-06-21 00:15:04 -06:00
0a5fed5933tied unused logic input to VCC
Michael Ossmann
2012-06-20 15:14:42 -06:00
0277159ce5tied unused logic input to VCC
Michael Ossmann
2012-06-20 13:56:51 -06:00
2e16f51252Python program to verify logic on the Lollipop board.
Jared Boone
2012-06-19 23:09:42 -07:00
2f5b4fb778updated layout for switch logic bug fix
Michael Ossmann
2012-06-20 00:08:12 -06:00
2a9502cb50fixed more switch logic bugs
Michael Ossmann
2012-06-19 23:51:57 -06:00
81f840e623finished first pass at schematic for bubblegum, an alternative wideband front end
Michael Ossmann
2012-06-19 17:05:41 -06:00
3d7d80c14areworked layout to fix switch logic bugs
Michael Ossmann
2012-06-19 12:23:53 -06:00
c7aeb2007ffixed PVQFN-14 modules for logic ICs (pins were numbered incorrectly)
Michael Ossmann
2012-06-19 10:48:42 -06:00
53389064f1fixed switch logic errors in schematic
Michael Ossmann
2012-06-18 21:35:13 -06:00
ba909c0fe5MAX2837 TXVGA register bug fix
Michael Ossmann
2012-06-18 17:32:23 -06:00
a65186f83cMerge pull request #11 from jboone/master
Michael Ossmann
2012-06-18 15:23:38 -07:00
72e3dc1e21TX sample generation loop that outputs an eight-sample sine wave. (1.25MHz assuming 10MHz codec clock.)
Jared Boone
2012-06-15 16:20:46 -07:00
bab6ec5fefMove buffer allocation to before enabling CPLD I/O, so as not to mess up I/Q synchronization.
Jared Boone
2012-06-15 16:16:05 -07:00
e32a60495aChange initial TX output data to the neutral value (0x80).
Jared Boone
2012-06-15 16:14:58 -07:00
59a5b92300Correct CPLD JTAG pin release code to properly tri-state the pins.
Jared Boone
2012-06-15 16:13:17 -07:00
52b665e16cPictures of SGPIO changes made to improve CPLD/SGPIO clocking.
Jared Boone
2012-06-15 15:08:49 -07:00
10e20fbce2cut out serial test and do some actual mixing
Michael Ossmann
2012-06-14 22:00:27 -06:00
d68036f79dEliminate ill-conceived HOST_CLK from CPLD. Rearrange clocks to not use AC-coupled CLK1 from Si5351C. Move CODEC_CLK to GCLK1, CODEC_X2_CLK (now HOST_CLK, too) to GCLK2. Add trace on Jellybean PCB to connect GCLK2 to LPC4330 pin 56 (P1_12) -- a different SGPIO8.
Jared Boone
2012-06-14 19:08:20 -07:00
b0ebd75188two-clocks-while-ENX-high fix for write operations, various example PLL configs
Michael Ossmann
2012-06-14 19:52:45 -06:00
f53818a46fAdditional calls to initialize SSP1, considering changes I committed minutes earlier.
Jared Boone
2012-06-14 13:09:02 -07:00
570efc1361Added max2837_rx() function.
Jared Boone
2012-06-14 13:06:48 -07:00
f08fc3bb51Pulled SSP1 configuration for MAX2837 into hackrf_core. Added SSP1 configuration for MAX5864. Added #defines for manipulating CS of both MAX parts. Changed a couple of #define names to be consistent with other names. Added explicit manipulation of MAX2837 CS via GPIO.
Jared Boone
2012-06-14 13:06:10 -07:00
74ad447ec7More idiotic editor formatting fixup.
Jared Boone
2012-06-14 11:48:07 -07:00
06b63d9936added two clocks while ENX high to get RFFC5071 serial reads to work (thanks, Jared!)
Michael Ossmann
2012-06-14 12:42:51 -06:00
388cad86deCode to capture ADC data into a buffer using a tight loop on the M4.
Jared Boone
2012-06-14 11:31:11 -07:00
878936645dCorrected my correction of my misunderstanding of how SGPIO_CTRL_ENABLE works. Turns out I *can* immediately disable a slice using ENABLE. If I want to synchronously disable a slice, I do it via DISABLE. And if I want to screw up my code, I (unwittingly) set all slices to synchronously disable, then configure SGPIO and watch my slices run once and stop. :-( All better now.
Jared Boone
2012-06-14 11:30:03 -07:00