Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1,515 Commits 1 Branch 0 Tags
Commit Graph

321 Commits

Author SHA1 Message Date
Michael Ossmann
cbd2d98c7d fixed bad output spectrum. problem was P3 = 0 in si5351c pll, similar to commit b595de647077f208c534e4efc0bce92f25378fb8 2012-08-22 10:41:53 -06:00
Jared Boone
9f4f1d0b6b Bitband library, factored out of other code. 2012-07-31 22:07:08 -07:00
Jared Boone
f0e4cffb87 Removed release_cpld_jtag_pins() and incorporated code into pin_setup(). 2012-07-31 22:03:01 -07:00
Jared Boone
72ee83eda9 Moving gpio_setup() / pin_setup() functions in separate projects to hackrf_core.h/c. 
Moved enable_1v8_power() and release_cpld_jtag_pins() to hackrf_core.h/c.
 2012-07-31 21:38:57 -07:00
Jared Boone
9f334fc5f0 Simple support for MAX5864 configuration via SPI. 2012-07-19 14:57:06 -07:00
TitanMKD
53c7fcf768 * Fixed linker script form SPIFI and RAM execution. 
* Added performance checks and results on SPIFI & SRAM code execution.
 2012-06-25 22:15:10 +02:00
Michael Ossmann
ba909c0fe5 MAX2837 TXVGA register bug fix 2012-06-18 17:32:23 -06:00
Jared Boone
9a53fd3a07 New CPLD .svf. 
Change Si5351C CLK2 to 10MHz.
Keep CLK3 at 20MHz, but not inverted.
Source SGPIO8 from P1_12 instead of P9_6. (See "SGPIO Clock Routing") modification at https://github.com/mossmann/hackrf/wiki/Future-Hardware-Modifications ).
 2012-06-15 16:12:35 -07:00
Jared Boone
f0bf6dbf97 Merge branch 'master' of https://github.com/mossmann/hackrf 2012-06-15 15:11:16 -07:00
Michael Ossmann
b0ebd75188 two-clocks-while-ENX-high fix for write operations, various example PLL configs 2012-06-14 19:52:45 -06:00
Jared Boone
570efc1361 Added max2837_rx() function. 2012-06-14 13:06:48 -07:00
Jared Boone
f08fc3bb51 Pulled SSP1 configuration for MAX2837 into hackrf_core. Added SSP1 configuration for MAX5864. Added #defines for manipulating CS of both MAX parts. Changed a couple of #define names to be consistent with other names. Added explicit manipulation of MAX2837 CS via GPIO. 2012-06-14 13:06:10 -07:00
Michael Ossmann
06b63d9936 added two clocks while ENX high to get RFFC5071 serial reads to work (thanks, Jared!) 2012-06-14 12:42:51 -06:00
Michael Ossmann
68f9a1c6e4 fixed inconsistent naming of mixer pins 2012-06-14 10:44:22 -06:00
Michael Ossmann
a1e2549ae1 troubleshooting RFFC5071 serial 2012-06-14 10:36:38 -06:00
Michael Ossmann
b9cde55f8c initial RFFC5071 support 2012-06-13 21:28:46 -06:00
Michael Ossmann
25c3f6729d Merge branch 'jboone-master' 2012-06-13 21:23:10 -06:00
Michael Ossmann
ad080a355a pull request #10, resolved conflicts 2012-06-13 21:21:34 -06:00
Michael Ossmann
10cebd1f83 RFFC5071 pin defs 2012-06-13 21:08:07 -06:00
Jared Boone
2932bb2bd4 I cocked-up backing out an unwanted change to CFLAGS which created badness in the Makefile_inc.mk file. 2012-06-13 18:13:26 -07:00
Jared Boone
61b7b76912 OOPS. Missed changes from clock reconfiguration two commits (and five minutes) ago. 2012-06-13 17:58:14 -07:00
Jared Boone
d99533d112 Added C99 support to CFLAGS. It's been 13 years now... 2012-06-13 17:53:57 -07:00
Jared Boone
02f61f4d64 Added r_div argument to si5351c_configure_multisynth(). Modified Jellybean clock setup to provide 10MHz clock to MAX5864 and 20MHz to CPLD (both inverted and non-inverted). 2012-06-13 17:53:10 -07:00
Jared Boone
ca18d36779 #defines for CPLD JTAG interface on LPC43xx. 2012-06-13 16:47:38 -07:00
Michael Ossmann
056ddd0601 r divider configurable, added CLK5 for mixer reference input 2012-06-13 16:02:40 -06:00
TitanMKD
43f7626de3 Fix Linker bug copy ROM to RAM & exec from RAM (need more test). 2012-06-13 01:06:44 +02:00
Michael Ossmann
287e64a9c0 figured out the offending bit in register 21 2012-06-11 23:18:07 -06:00
Michael Ossmann
a47e3fd57d got simpletx working but note comment in max2837.c about one weird register 2012-06-11 22:53:06 -06:00
Michael Ossmann
d876ae7e86 max2837 and simpletx additions, still not quite working 2012-06-11 15:09:33 -06:00
TitanMKD
7a990e17c1 Merge branch 'master' of git://github.com/mossmann/hackrf 2012-06-11 18:42:06 +02:00
Michael Ossmann
1806658d6c max2837_set_frequency() bug fix 2012-06-10 19:11:23 -06:00
TitanMKD
ba13c79a37 Added ROM to RAM code copy & exec => Warning requires latest version of libopencm3 !! 2012-06-10 11:46:55 +02:00
Michael Ossmann
69d22ce22b setting those TX registers is unnecessary, we just have to set the TXENABLE pin 2012-06-09 21:14:25 -06:00
Michael Ossmann
65e5707e3f removed read bit from bus pirate writes, bp compile fix 2012-06-08 15:42:28 -06:00
Will Code
fa4e1ce0f7 max2837: explicit unsigned on constants >31 bits 2012-06-08 11:54:38 -04:00
Will Code
d077cf9ca1 max2837: get rid of test(), since we're starting to do real commands 2012-06-08 10:50:55 -04:00
Will Code
998352a3a3 max2837: forgot to flush in tx 2012-06-08 10:47:16 -04:00
Will Code
a6eb93897a max2837: add tx startup (maybe?) to test program 2012-06-08 10:41:12 -04:00
Michael Ossmann
52dae9ba73 added real SPI write function 2012-06-07 22:16:56 -06:00
Michael Ossmann
077f4dece0 workaround that allows LIBOPENCM3 to point to either the source dir or the install dir 2012-06-07 20:11:33 -06:00
Michael Ossmann
31db86b5d5 finished cleaning up BINARY/TARGET mess 2012-06-07 19:40:31 -06:00
Michael Ossmann
65b02cf6c9 reversed include addition. lpc43.h is no longer needed now that we are using libopencm3. 2012-06-07 19:30:54 -06:00
Jared Boone
f44bbdac13 Merge branch 'master' of https://github.com/TitanMKD/hackrf 2012-06-07 17:28:38 -07:00
TitanMKD
352b82f641 Fixed Clock Init (to be tested on other board). 2012-06-08 02:24:05 +02:00
Jared Boone
7501238ec2 Change use of Makefile BINARY to TARGET. 2012-06-07 16:55:06 -07:00
Jared Boone
cea1a66d39 Added hackrf_core.h #include for lpc43.h dependency. 2012-06-07 16:34:36 -07:00
Jared Boone
823f6e6595 Corrected path for libopencm3 LDFLAGS and %.elf dependency. 2012-06-07 16:30:47 -07:00
Jared Boone
b434689250 Fixed typo in declaration of OBJ variable. 2012-06-07 16:27:51 -07:00
Jared Boone
fe9b6689d0 Added Emacs-style file type declaration. 2012-06-07 16:26:58 -07:00
Michael Ossmann
9a7219eb4d removed PLL1 stages as they no longer seem to be necessary since the power-down fix 2012-06-07 13:40:59 -06:00