Fix CPLD constraint to assume SGPIO frequency of 40MHz, not 20MHz.
This commit is contained in:
@ -23,7 +23,7 @@ NET "CODEC_X2_CLK" LOC="27" |IOSTANDARD=LVCMOS33;
|
||||
#NET "GCLK0" LOC="22" |IOSTANDARD=LVCMOS33;
|
||||
|
||||
NET "CODEC_X2_CLK" TNM_NET = CODEC_X2_CLK;
|
||||
TIMESPEC TS_codec_x2_data = PERIOD "CODEC_X2_CLK" 50 ns;
|
||||
TIMESPEC TS_codec_x2_data = PERIOD "CODEC_X2_CLK" 25 ns;
|
||||
|
||||
NET "DA<7>" LOC="35" |IOSTANDARD=LVCMOS33;
|
||||
NET "DA<6>" LOC="36" |IOSTANDARD=LVCMOS33;
|
||||
|
Reference in New Issue
Block a user