Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge pull request #28 from TitanMKD/master

Browse Source 
Fix for LPC4330 MCU frequency to be set to 204MHz instead of 102MHz.
This commit is contained in:
Michael Ossmann
2012-11-28 10:27:11 -08:00
parent b0086de494 632214a6ac
commit 7eb6a23796
3 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
doc/LPC4330_SGPIO_SignalGenerator_Measurements.ods Normal file
View File

Binary file not shown.

BIN
doc/LPC4330_SGPIO_SignalGenerator_Measurements.pdf Normal file
View File

Binary file not shown.

5
firmware/common/hackrf_core.c
View File

@ -231,7 +231,7 @@ void cpu_clock_init(void)
| CGU_BASE_APB1_CLK_CLK_SEL(CGU_SRC_XTAL);
/* use XTAL_OSC as clock source for PLL1 */
/* Start PLL1 at 12MHz * 17 / 2 = 102MHz. */
/* Start PLL1 at 12MHz * 17 / (2+2) = 51MHz. */
CGU_PLL1_CTRL = CGU_PLL1_CTRL_CLK_SEL(CGU_SRC_XTAL)
| CGU_PLL1_CTRL_PSEL(1)
| CGU_PLL1_CTRL_NSEL(0)
@ -249,7 +249,8 @@ void cpu_clock_init(void)
CGU_PLL1_CTRL = CGU_PLL1_CTRL_CLK_SEL(CGU_SRC_XTAL)
| CGU_PLL1_CTRL_PSEL(0)
| CGU_PLL1_CTRL_NSEL(0)
| CGU_PLL1_CTRL_MSEL(16);
| CGU_PLL1_CTRL_MSEL(16)
| CGU_PLL1_CTRL_FBSEL;
/* wait until stable */
while (!(CGU_PLL1_STAT & CGU_PLL1_STAT_LOCK));