TIMER3 match register 3 was interfering with SCT, fixed by turning off all ORing of timer outputs with SCT outputs.
Writing to the output bits in the TIMER3 external match register resulted in intermittent failures that varied in likelihood from board to board and from commit to commit for no apparent reason.