h1r9: fix clkout PLL source bug
This commit is contained in:

committed by
Mike Walters

parent
bdb6000bb4
commit
ff4e1107f3
@ -1,5 +1,6 @@
|
||||
/*
|
||||
* Copyright 2012 Will Code? (TODO: Proper attribution)
|
||||
* Copyright 2012-2022 Great Scott Gadgets <info@greatscottgadgets.com>
|
||||
* Copyright 2012 Will Code <willcode4@gmail.com>
|
||||
* Copyright 2014 Jared Boone <jared@sharebrained.com>
|
||||
*
|
||||
* This file is part of HackRF.
|
||||
|
@ -1,5 +1,6 @@
|
||||
/*
|
||||
* Copyright 2012 Will Code? (TODO: Proper attribution)
|
||||
* Copyright 2012-2022 Great Scott Gadgets <info@greatscottgadgets.com>
|
||||
* Copyright 2012 Will Code <willcode4@gmail.com>
|
||||
* Copyright 2014 Jared Boone <jared@sharebrained.com>
|
||||
*
|
||||
* This file is part of HackRF.
|
||||
|
@ -208,6 +208,7 @@ void si5351c_configure_clock_control(
|
||||
* HackRF One r9 always uses PLL A on the XTAL input
|
||||
* but externally switches that input to CLKIN.
|
||||
*/
|
||||
pll = SI5351C_CLK_PLL_SRC_A;
|
||||
gpio_set(&gpio_h1r9_clkin_en);
|
||||
}
|
||||
} else {
|
||||
|
Reference in New Issue
Block a user