Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

PLL1 was misconfigured to run at 408MHz (way out of spec) instead of 204MHz. Corrected this by using DIRECT=1 instead of FBSEL=1.

Browse Source
This commit is contained in:
Jared Boone
2013-05-11 12:11:37 -07:00
parent a4a2a3d6ba
commit d9884af8b8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
firmware/common/hackrf_core.c
View File

@ -252,7 +252,7 @@ void cpu_clock_init(void)
| CGU_PLL1_CTRL_PSEL(0) | CGU_PLL1_CTRL_PSEL(0)
| CGU_PLL1_CTRL_NSEL(0) | CGU_PLL1_CTRL_NSEL(0)
| CGU_PLL1_CTRL_MSEL(16) | CGU_PLL1_CTRL_MSEL(16)
| CGU_PLL1_CTRL_FBSEL; | CGU_PLL1_CTRL_DIRECT;
/* wait until stable */ /* wait until stable */
while (!(CGU_PLL1_STAT & CGU_PLL1_STAT_LOCK)); while (!(CGU_PLL1_STAT & CGU_PLL1_STAT_LOCK));