Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge branch 'master' of github.com:mossmann/hackrf

Browse Source
This commit is contained in:
Michael Ossmann
2012-05-30 15:21:06 -06:00
parent acc21d011f f20ec53929
commit 2e905170f8
11 changed files with 605 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
firmware/blinky_SPIFI_SRAM/Makefile Normal file
View File

@ -0,0 +1,14 @@
# Hey Emacs, this is a -*- makefile -*-
# Target file name (without extension).
TARGET = blinky
# List C source files here. (C dependencies are automatically generated.)
SRC = $(TARGET).c \
$(LIBS_PATH)/LPC43xx_M4_Startup_ROM_to_RAM.c \
$(LIBS_PATH)/LPC43xx_M4_Interrupts.c \
$(LIBS_PATH)/hackrf_core.c
# Override Linker Script
LINKER_SCRIPT = LPC4330_M4_ROM_to_RAM.ld
include ../common/Makefile_inc.mk

3
firmware/blinky_SPIFI_SRAM/README Normal file
View File

@ -0,0 +1,3 @@
This is the simplest example firmware for HackRF. It flashes three LEDs.
This Example Start execution in SPIFI(ROM) and at startup, code from ROM is copied to RAM and shadow pointer is modified to RAM.
So at end all the code and vector table is executed from RAM.

57
firmware/blinky_SPIFI_SRAM/blinky.c Normal file
View File

@ -0,0 +1,57 @@
/*
* Copyright 2010 - 2012 Michael Ossmann
*
* This file is part of HackRF.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; see the file COPYING. If not, write to
* the Free Software Foundation, Inc., 51 Franklin Street,
* Boston, MA 02110-1301, USA.
*/
#include "hackrf_core.h"
void wait(uint8_t duration)
{
volatile uint32_t i;
for (i = 0; i < duration * 1000000; i++);
}
uint32_t boot0, boot1, boot2, boot3;
int main()
{
gpio_init();
EN1V8_SET;
EN1V8_CLR;
while (1) {
boot0 = BOOT0;
boot1 = BOOT1;
boot2 = BOOT2;
boot3 = BOOT3;
LED1_SET;
LED2_SET;
LED3_SET;
wait(1);
LED1_CLR;
LED2_CLR;
LED3_CLR;
wait(1);
}
return 0 ;
}

163
firmware/common/LPC4330_M4_ROM_to_RAM.ld Normal file
View File

@ -0,0 +1,163 @@
/*
* Copyright 2010 - 2012 Michael Ossmann
* Copyright 2012 Benjamin Vernoux
*
* This file is part of HackRF
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; see the file COPYING. If not, write to
* the Free Software Foundation, Inc., 51 Franklin Street,
* Boston, MA 02110-1301, USA.
*/
OUTPUT_FORMAT ("elf32-littlearm", "elf32-bigarm", "elf32-littlearm")
ENTRY(_start)
SEARCH_DIR(.)
GROUP(libgcc.a libc.a libm.a libnosys.a)
MEMORY
{
/*
* Our code is installed in SPIFI(ROM) at 0x80000000 it is addressed through the 256M shadow area at 0x00000000 at Boot.
* Reset_Handler call Reset_Handler_ROM_to_RAM(executed in SPIFI) and Copy the code from ROM to RAM,
* and set shadow pointer to RAM, then the code execution continue in RAM.
*/
rom (rx) : ORIGIN = 0x80000000, LENGTH = 128K /* Real ROM Address It cannot exceed RAM size (Real Size is 1MB) */
ram (rwx) : ORIGIN = 0x10000000, LENGTH = 128K /* Real RAM Address */
shadow_ram (rwx) : ORIGIN = 0x00000000, LENGTH = 128K /* 128 Kb Real Address is 0x10000000 but remapped to Shadow 0x00000000 */
/* there are some additional RAM regions */
}
/*
* much copied from: Linker script for Cortex-M3
*
* Version:CodeSourcery Sourcery G++ Lite 2007q3-53
* BugURL:https://support.codesourcery.com/GNUToolchain/
*
* Copyright 2007 CodeSourcery.
*
* The authors hereby grant permission to use, copy, modify, distribute,
* and license this software and its documentation for any purpose, provided
* that existing copyright notices are retained in all copies and that this
* notice is included verbatim in any distributions. No written agreement,
* license, or royalty fee is required for any of the authorized uses.
* Modifications to this software may be copyrighted by their authors
* and need not follow the licensing terms described here, provided that
* the new terms are clearly indicated on the first page of each file where
* they apply.
*/
EXTERN(Reset_Handler)
ENTRY(Reset_Handler)
SECTIONS
{
.text :
{
_text_ram = . + ORIGIN(ram); /* Start of Code in RAM */
. = ALIGN(0x400); /* Ensure that vector table is aligned as hardware requires. */
_interrupt_vector_table = .;
KEEP(*(.irq_handler_table))
*(.text .text.* .gnu.linkonce.t.*)
*(.rodata .rodata.* .gnu.linkonce.r.*)
*(.eh_frame_hdr)
*(.eh_frame)
. = ALIGN(4);
KEEP(*(.init))
. = ALIGN(4);
__preinit_array_start = .;
KEEP (*(.preinit_array))
__preinit_array_end = .;
. = ALIGN(4);
__init_array_start = .;
KEEP (*(SORT(.init_array.*)))
KEEP (*(.init_array))
__init_array_end = .;
. = ALIGN(0x4);
KEEP (*crtbegin.o(.ctors))
KEEP (*(EXCLUDE_FILE (*crtend.o) .ctors))
KEEP (*(SORT(.ctors.*)))
KEEP (*crtend.o(.ctors))
. = ALIGN(4);
KEEP(*(.fini))
. = ALIGN(4);
__fini_array_start = .;
KEEP (*(.fini_array))
KEEP (*(SORT(.fini_array.*)))
__fini_array_end = .;
KEEP (*crtbegin.o(.dtors))
KEEP (*(EXCLUDE_FILE (*crtend.o) .dtors))
KEEP (*(SORT(.dtors.*)))
KEEP (*crtend.o(.dtors))
. = ALIGN(8);
_etext = .;
} > shadow_ram
.ARM.extab :
{
*(.ARM.extab* .gnu.linkonce.armextab.*)
} > shadow_ram
__exidx_start = .;
.ARM.exidx :
{
*(.ARM.exidx* .gnu.linkonce.armexidx.*)
} > shadow_ram
__exidx_end = .;
_etext = .;
_etext_ram = . + ORIGIN(ram);
_etext_rom = . + ORIGIN(rom);
.data :
{
_data = .;
*(vtable)
*(.data*)
_edata = .;
} > shadow_ram
/* zero initialized data */
.bss :
{
_bss = .;
__bss_start__ = .;
*(.bss*)
*(COMMON)
_ebss = .;
__bss_end__ = .;
} > shadow_ram
/* Where we put the heap with cr_clib */
.cr_heap :
{
end = .;
__end__ = .;
_pvHeapStart = .;
} > shadow_ram
/* Leave room above stack for IAP to run */
_StackTop = ORIGIN(ram) + (ORIGIN(shadow_ram) + LENGTH(shadow_ram) - 32);
}

118
firmware/common/LPC43xx_M4_Startup_ROM_to_RAM.c Normal file
View File

@ -0,0 +1,118 @@
/*
* Copyright 2012 Benjamin Vernoux
*
* This file is part of HackRF.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; see the file COPYING. If not, write to
* the Free Software Foundation, Inc., 51 Franklin Street,
* Boston, MA 02110-1301, USA.
*/
/*
Copyright 2010-07 By Opendous Inc. (www.MicropendousX.org)
NVIC handler info copied from NXP User Manual UM10360
Start-up code for LPC17xx. See TODOs for
modification instructions.
Permission to use, copy, modify, and distribute this software
and its documentation for any purpose and without fee is hereby
granted, provided that the above copyright notice appear in all
copies and that both that the copyright notice and this
permission notice and warranty disclaimer appear in supporting
documentation, and that the name of the author not be used in
advertising or publicity pertaining to distribution of the
software without specific, written prior permission.
The author disclaim all warranties with regard to this
software, including all implied warranties of merchantability
and fitness. In no event shall the author be liable for any
special, indirect or consequential damages or any damages
whatsoever resulting from loss of use, data or profits, whether
in an action of contract, negligence or other tortious action,
arising out of or in connection with the use or performance of
this software.
*/
#include <lpc43.h>
#define CREG_BASE 0x40043000
#define MMIO32(addr) (*(volatile unsigned long *)(addr))
#define CREG_M4MEMMAP MMIO32(CREG_BASE + 0x100)
/* Reset_Handler_ROM_to_RAM variables defined in linker script */
extern unsigned long _text_ram; /* Correspond to start of Code in RAM */
extern unsigned long _etext_ram; /* Correspond to end of Code in RAM */
extern unsigned long _etext_rom; /* Correspond to end of Code in ROM */
/* Reset_Handler variables defined in linker script */
extern unsigned long _interrupt_vector_table;
extern unsigned long _data;
extern unsigned long _edata;
extern unsigned long _etext;
extern unsigned long _bss;
extern unsigned long _ebss;
extern void __libc_init_array(void);
extern int main(void);
/* Code to be Copied from ROM to RAM */
void Reset_Handler_ROM_to_RAM(void)
{
unsigned long *src, *dest;
// Copy the code from ROM to Real RAM
src = &_etext_rom-(&_etext_ram-&_text_ram);
for(dest = &_text_ram; dest < &_etext_ram; )
{
*dest++ = *src++;
}
/* Change Shadow memory to Real RAM */
CREG_M4MEMMAP = &_text_ram;
/* Continue Execution in RAM */
}
/* Reset Handler */
void Reset_Handler(void)
{
unsigned long *src, *dest;
Reset_Handler_ROM_to_RAM();
// Copy the data segment initializers from flash to SRAM
src = &_etext;
for(dest = &_data; dest < &_edata; )
{
*dest++ = *src++;
}
// Initialize the .bss segment of memory to zeros
src = &_bss;
while (src < &_ebss)
{
*src++ = 0;
}
__libc_init_array();
// Set the vector table location.
SCB_VTOR = &_interrupt_vector_table;
main();
// In case main() fails, have something to breakpoint
while (1) {;}
}

10
firmware/common/max2837.c
View File

@ -1,9 +1,9 @@
/*
* 'gcc -DDEBUG -O2 -o test max2837.c' prints out what test program
* would do if it had a real spi library
* 'gcc -DTEST -DDEBUG -O2 -o test max2837.c' prints out what test
* program would do if it had a real spi library
*
* 'gcc -DBUS_PIRATE -O2 -o test max2837.c' prints out bus pirate commands to
* do the same thing.
* 'gcc -DTEST -DBUS_PIRATE -O2 -o test max2837.c' prints out bus
* pirate commands to do the same thing.
*/
#include <stdint.h>
#include "max2837.h"
@ -166,6 +166,7 @@ void max2837_set_frequency(uint32_t freq)
max2837_regs_commit();
}
#ifdef TEST
uint16_t test(void)
{
LOG("# test\n");
@ -184,3 +185,4 @@ int main(int ac, char **av)
max2837_set_frequency(2441000000);
max2837_stop();
}
#endif //TEST

8
firmware/common/max2837.h
View File

@ -32,4 +32,12 @@ extern void max2837_regs_read(void);
* provided routines for those operations. */
extern void max2837_regs_commit(void);
/* Turn on/off all chip functions. Does not control oscillator and CLKOUT */
extern void max2837_start(void);
extern void max2837_stop(void);
/* Set frequency in Hz. Frequency setting is a multi-step function
* where order of register writes matters. */
extern void max2837_set_frequency(uint32_t freq);
#endif // __MAX2837_H

88
firmware/common/max2837_regs.def
View File

@ -271,6 +271,7 @@ __MREG__(MAX2837_SYN_TEST_OUT,21,9,3) // high bit locks CP in test mode
#define MAX2837_SYN_TEST_CP_SINK_REF_DIV 0b110
#define MAX2837_SYN_TEST_CP_HI_Z_MAIN_DIV 0b111
/* REG 22 */
__MREG__(MAX2837_VAS_EN,22,0,1)
__MREG__(MAX2837_VAS_RELOCK_SEL,22,1,1)
#define MAX2837_VAS_RELOCK_SELECTED 0
@ -316,10 +317,89 @@ __MREG__(MAX2837_CLKOUT_DIV,24,8,1)
#define MAX2837_CLKOUT_DIV_2 1
__MREG__(MAX2837_XTAL_EN,24,9,1) // set to override mode
//__MREG__(MAX2837_,,,)
/* REG 25 */
__MREG__(MAX2837_VCO_BIAS_EN,25,0,1) // enable override of vco bias trim
__MREG__(MAX2837_VCO_BIAS,25,4,4) // 0b1000 nominal
__MREG__(MAX2837_VCO_CMEN,25,5,1) // enable Miller capacitor
__MREG__(MAX2837_VCO_PDET_TST,25,7,2) // peak detector test output select
#define MAX2837_VCO_PDET_TST_NORMAL 0
#define MAX2837_VCO_PDET_TST_PDOUT 1 // peak detector output
#define MAX2837_VCO_PDET_TST_PDREF 2 // peak detector reference
#define MAX2837_VCO_PDET_TST_TEMP 3 // VCO temperature sensor
__MREG__(MAX2837_VCO_BUF_BIAS,25,9,2) // VCO buffer bias
#define MAX2837_VCO_BUF_BIAS_800uA 0
#define MAX2837_VCO_BUF_BIAS_1200uA 1 // default
#define MAX2837_VCO_BUF_BIAS_1600uA 2
#define MAX2837_VCO_BUF_BIAS_2000uA 3
#define MAX2837_
//__MREG__(MAX2837_,,,)
//#define MAX2837_
/* REG 26 */
__MREG__(MAX2837_LOGEN_BIAS1,26,1,2) // LOGEN emitter follower bias
#define MAX2837_LOGEN_BIAS1_400u 0
#define MAX2837_LOGEN_BIAS1_600u 1
#define MAX2837_LOGEN_BIAS1_800u 2
#define MAX2837_LOGEN_BIAS1_1000u 3
__MREG__(MAX2837_LOGEN_BIAS2,26,2,1) // LOGEN RX/TX Gm bias
#define MAX2837_LOGEN_BIAS2_DEFAULT 0 // default
#define MAX2837_LOGEN_BIAS2_PLUS25 1 // +25%
__MREG__(MAX2837_LOGEN_2GM,26,3,1) //
__MREG__(MAX2837_LOGEN_TRIM1,26,4,1) // mixer tank trim enable
__MREG__(MAX2837_LOGEN_TRIM2,26,5,1) // bandpass filter trim enable
__MREG__(MAX2837_VAS_TST,26,9,4) // DOUT test signal select
#define MAX2837_VAS_TST_VCO_BSW0 0 // VAS band select output (5 bits)
#define MAX2837_VAS_TST_VCO_BSW1 1
#define MAX2837_VAS_TST_VCO_BSW2 2
#define MAX2837_VAS_TST_VCO_BSW3 3
#define MAX2837_VAS_TST_VCO_BSW4 4
#define MAX2837_VAS_TST_Vtune_ADC0 5 // VCO Vtune ADC output (3 bits)
#define MAX2837_VAS_TST_Vtune_ADC1 6
#define MAX2837_VAS_TST_Vtune_ADC2 7
#define MAX2837_VAS_TST_VASA 8 // VAS accomplish (success)
#define MAX2837_VAS_TST_VASE 9 // VAS end (success or gave up)
#define MAX2837_VAS_TST_ZERO 15 // default
/* REG 27 */
__MREG__(MAX2837_PADRV_BIAS,27,2,3) // PA driver bias (0-7), default 3
__MREG__(MAX2837_PADRV_DOWN_EN,27,3,1) // PA driver down process select enable
__MREG__(MAX2837_PADRV_DOWN,27,4,1) // PA driver down select
#define MAX2837_PADRV_DOWN_DOWN 0
#define MAX2837_PADRV_DOWN_UP 1 // default
__MREG__(MAX2837_PADAC_IV,27,5,1) // PA DAC I/V output select
#define MAX2837_PADAC_IV_VOLTAGE 0
#define MAX2837_PADAC_IV_CURRENT 1 // default
__MREG__(MAX2837_PADAC_VMODE,27,6,1) // set logic 0 or 1 for PADAC_IV out
__MREG__(MAX2837_PADAC_DIV,27,7,1) // PA DAC clock divide ratio
#define MAX2837_PADAC_DIV_20MHz 0
#define MAX2837_PADAC_DIV_40MHz 1
__MREG__(MAX2837_TXGATE_EN,27,8,1) // set to relock when TXOOL=1 or LD=0
__MREG__(MAX2837_TXDCCORR_EN,27,9,1) // TX DC offset correction enable
/* REG 28 */
__MREG__(MAX2837_PADAC_BIAS,28,5,6) // PADAC output current control, 5uA step
__MREG__(MAX2837_PADAC_DLY,28,9,4) // PADAC turn-on delay control
// 0,1 are both 0us
// then 0.5us steps to 7.0us
/* REG 29 */
__MREG__(MAX2837_TXVGA_GAIN_EN,29,0,1) // Enable SPI control of TXVGA gain
__MREG__(MAX2837_TXVGA_GAIN_MSB_EN,29,1,1)
__MREG__(MAX2837_TX_DCCORR_EN,29,2,1)
__MREG__(MAX2837_FUSE_ARM,29,3,1) // Fuse burn enable
__MREG__(MAX2837_TXVGA_GAIN,29,5,6) // 0 = min atten, 63 = max atten
/* REG 30 */
__MREG__(MAX2837_TXLO_IQ,30,4,5)
__MREG__(MAX2837_TXLO_IQ_EN,30,5,5)
__MREG__(MAX2837_TXLO_BUFF_BIAS,30,7,2)
#define MAX2837_TXLO_BUFF_BIAS_1_0mA 0
#define MAX2837_TXLO_BUFF_BIAS_1_5mA 1
#define MAX2837_TXLO_BUFF_BIAS_2_0mA 2 // default
#define MAX2837_TXLO_BUFF_BIAS_2_5mA 3
__MREG__(MAX2837_FUSE_GKT,30,8,1)
__MREG__(MAX2837_FUSE_RTH,30,9,1)
/* REG 31 */
// 0 -> 992/0uA correction, 15 -> 0/992uA correction ... if TX_DCCORR_EN
__MREG__(MAX2837_TX_DCCORR_I,31,4,5)
__MREG__(MAX2837_TX_DCCORR_Q,31,9,5)
#endif // __MAX2837_REGS_DEF

152
hardware/jellybean/JellyBean_PinMux.pmx Normal file
View File

@ -0,0 +1,152 @@
<?xml version="1.0" encoding="UTF-8"?>
<PinMuxDesign>
<Chip>LPC4330FBD144</Chip>
<Peripheral Name="ADC0">
<Signals BallNumber="5" Signal="ADC0_0"/>
<Signals BallNumber="142" Signal="ADC0_2"/>
<Signals BallNumber="143" Signal="ADC0_5"/>
<Signals BallNumber="141" Signal="ADC0_6"/>
</Peripheral>
<Peripheral Name="GPIO0">
<Signals BallNumber="95" Signal="GPIO0[7]"/>
<Signals BallNumber="41" Signal="GPIO0[8]"/>
<Signals BallNumber="42" Signal="GPIO0[9]"/>
</Peripheral>
<Peripheral Name="GPIO1">
<Signals BallNumber="101" Signal="GPIO1[10]"/>
</Peripheral>
<Peripheral Name="GPIO2">
<Signals BallNumber="0" Signal="GPIO2[0]"/>
<Signals BallNumber="2" Signal="GPIO2[1]"/>
<Signals BallNumber="7" Signal="GPIO2[2]"/>
<Signals BallNumber="8" Signal="GPIO2[4]"/>
<Signals BallNumber="9" Signal="GPIO2[5]"/>
<Signals BallNumber="10" Signal="GPIO2[6]"/>
<Signals BallNumber="102" Signal="GPIO2[8]"/>
<Signals BallNumber="36" Signal="GPIO2[9]"/>
<Signals BallNumber="38" Signal="GPIO2[10]"/>
<Signals BallNumber="45" Signal="GPIO2[11]"/>
<Signals BallNumber="53" Signal="GPIO2[12]"/>
<Signals BallNumber="56" Signal="GPIO2[13]"/>
<Signals BallNumber="57" Signal="GPIO2[14]"/>
<Signals BallNumber="62" Signal="GPIO2[15]"/>
</Peripheral>
<Peripheral Name="GPIO3">
<Signals BallNumber="73" Signal="GPIO3[0]"/>
<Signals BallNumber="77" Signal="GPIO3[1]"/>
<Signals BallNumber="81" Signal="GPIO3[4]"/>
<Signals BallNumber="96" Signal="GPIO3[5]"/>
<Signals BallNumber="99" Signal="GPIO3[6]"/>
<Signals BallNumber="100" Signal="GPIO3[7]"/>
<Signals BallNumber="112" Signal="GPIO3[9]"/>
<Signals BallNumber="114" Signal="GPIO3[10]"/>
<Signals BallNumber="116" Signal="GPIO3[11]"/>
<Signals BallNumber="131" Signal="GPIO3[12]"/>
<Signals BallNumber="132" Signal="GPIO3[13]"/>
<Signals BallNumber="133" Signal="GPIO3[14]"/>
<Signals BallNumber="139" Signal="GPIO3[15]"/>
</Peripheral>
<Peripheral Name="GPIO5">
<Signals BallNumber="94" Signal="GPIO5[6]"/>
<Signals BallNumber="97" Signal="GPIO5[7]"/>
<Signals BallNumber="68" Signal="GPIO5[18]"/>
</Peripheral>
<Peripheral Name="I2C0">
<Signals BallNumber="91" Signal="I2C0_SCL"/>
<Signals BallNumber="92" Signal="I2C0_SDA"/>
</Peripheral>
<Peripheral Name="I2S0">
<Signals BallNumber="98" Signal="I2S0_TX_MCLK"/>
<Signals BallNumber="111" Signal="I2S0_TX_SCK"/>
<Signals BallNumber="115" Signal="I2S0_TX_SDA"/>
<Signals BallNumber="113" Signal="I2S0_TX_WS"/>
</Peripheral>
<Peripheral Name="JTAG">
<Signals BallNumber="27" Signal="DBGEN"/>
<Signals BallNumber="26" Signal="TCK/SWDCLK"/>
<Signals BallNumber="25" Signal="TDI "/>
<Signals BallNumber="30" Signal="TDO/SWO"/>
<Signals BallNumber="29" Signal="TMS/SWDIO"/>
<Signals BallNumber="28" Signal="TRST"/>
</Peripheral>
<Peripheral Name="RTC">
<Signals BallNumber="126" Signal="VBAT"/>
</Peripheral>
<Peripheral Name="SCT">
<Signals BallNumber="90" Signal="CTIN_2"/>
<Signals BallNumber="107" Signal="CTIN_4"/>
<Signals BallNumber="79" Signal="CTIN_6"/>
<Signals BallNumber="103" Signal="CTOUT_2"/>
<Signals BallNumber="105" Signal="CTOUT_4"/>
<Signals BallNumber="104" Signal="CTOUT_5"/>
</Peripheral>
<Peripheral Name="SD/MMC">
<Signals BallNumber="59" Signal="SD_CD"/>
<Signals BallNumber="44" Signal="SD_CLK"/>
<Signals BallNumber="48" Signal="SD_CMD"/>
<Signals BallNumber="51" Signal="SD_DAT0"/>
<Signals BallNumber="52" Signal="SD_DAT1"/>
<Signals BallNumber="54" Signal="SD_DAT2"/>
<Signals BallNumber="55" Signal="SD_DAT3"/>
<Signals BallNumber="47" Signal="SD_POW"/>
<Signals BallNumber="50" Signal="SD_VOLT0"/>
</Peripheral>
<Peripheral Name="SGPIO">
<Signals BallNumber="31" Signal="SGPIO0"/>
<Signals BallNumber="33" Signal="SGPIO1"/>
<Signals BallNumber="61" Signal="SGPIO2"/>
<Signals BallNumber="63" Signal="SGPIO3"/>
<Signals BallNumber="78" Signal="SGPIO4"/>
<Signals BallNumber="82" Signal="SGPIO5"/>
<Signals BallNumber="83" Signal="SGPIO6"/>
<Signals BallNumber="37" Signal="SGPIO7"/>
<Signals BallNumber="71" Signal="SGPIO8"/>
<Signals BallNumber="6" Signal="SGPIO9"/>
<Signals BallNumber="60" Signal="SGPIO10"/>
<Signals BallNumber="65" Signal="SGPIO11"/>
<Signals BallNumber="66" Signal="SGPIO12"/>
<Signals BallNumber="14" Signal="SGPIO13"/>
<Signals BallNumber="32" Signal="SGPIO14"/>
<Signals BallNumber="34" Signal="SGPIO15"/>
</Peripheral>
<Peripheral Name="SPIFI">
<Signals BallNumber="123" Signal="SPIFI_CS"/>
<Signals BallNumber="121" Signal="SPIFI_MISO"/>
<Signals BallNumber="122" Signal="SPIFI_MOSI"/>
<Signals BallNumber="117" Signal="SPIFI_SCK"/>
<Signals BallNumber="120" Signal="SPIFI_SIO2"/>
<Signals BallNumber="118" Signal="SPIFI_SIO3"/>
</Peripheral>
<Peripheral Name="SSP1">
<Signals BallNumber="43" Signal="SSP1_MISO"/>
<Signals BallNumber="46" Signal="SSP1_MOSI"/>
<Signals BallNumber="67" Signal="SSP1_SCK"/>
<Signals BallNumber="69" Signal="SSP1_SSEL"/>
</Peripheral>
<Peripheral Name="TRACE">
<Signals BallNumber="119" Signal="TRACECLK"/>
</Peripheral>
<Peripheral Name="UART0">
<Signals BallNumber="80" Signal="U0_RXD"/>
<Signals BallNumber="74" Signal="U0_TXD"/>
</Peripheral>
<Peripheral Name="UART3">
<Signals BallNumber="87" Signal="U3_RXD"/>
<Signals BallNumber="86" Signal="U3_TXD"/>
</Peripheral>
<Peripheral Name="USB0">
<Signals BallNumber="19" Signal="USB0_DM"/>
<Signals BallNumber="17" Signal="USB0_DP"/>
<Signals BallNumber="85" Signal="USB0_IND0"/>
<Signals BallNumber="84" Signal="USB0_IND1"/>
<Signals BallNumber="23" Signal="USB0_RREF"/>
<Signals BallNumber="20" Signal="USB0_VBUS"/>
<Signals BallNumber="16" Signal="USB0_VDDA3V3"/>
<Signals BallNumber="15" Signal="USB0_VDDA3V3_DRIVER"/>
<Signals BallNumber="22" Signal="USB0_VSSA_REF"/>
<Signals BallNumber="18" Signal="USB0_VSSA_TERM"/>
</Peripheral>
<Peripheral Name="WAKEUP">
<Signals BallNumber="129" Signal="WAKEUP0"/>
</Peripheral>
</PinMuxDesign>

BIN
hardware/jellybean/JellyBean_TPS62410.ods Normal file
View File

Binary file not shown.

BIN
hardware/jellybean/jellybean_BOM.ods
View File

Binary file not shown.