HackRF One: update trace widths for new stack-up
correct or ignore ERC/DRC errors
This commit is contained in:
Submodule hardware/gsg-kicad-lib updated: 79dbccaef2...55f95f6f7a
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -73,7 +73,7 @@
|
||||
"footprint_type_mismatch": "error",
|
||||
"hole_clearance": "error",
|
||||
"hole_near_hole": "error",
|
||||
"invalid_outline": "error",
|
||||
"invalid_outline": "ignore",
|
||||
"item_on_disabled_layer": "error",
|
||||
"items_not_allowed": "error",
|
||||
"length_out_of_range": "error",
|
||||
@ -86,8 +86,8 @@
|
||||
"padstack": "error",
|
||||
"pth_inside_courtyard": "ignore",
|
||||
"shorting_items": "error",
|
||||
"silk_over_copper": "warning",
|
||||
"silk_overlap": "warning",
|
||||
"silk_over_copper": "ignore",
|
||||
"silk_overlap": "ignore",
|
||||
"skew_out_of_range": "error",
|
||||
"through_hole_pad_without_hole": "error",
|
||||
"too_many_vias": "error",
|
||||
@ -104,23 +104,24 @@
|
||||
"allow_blind_buried_vias": false,
|
||||
"allow_microvias": false,
|
||||
"max_error": 0.005,
|
||||
"min_clearance": 0.0,
|
||||
"min_copper_edge_clearance": 0.1905,
|
||||
"min_hole_clearance": 0.25,
|
||||
"min_hole_to_hole": 0.25,
|
||||
"min_clearance": 0.127,
|
||||
"min_copper_edge_clearance": 0.0,
|
||||
"min_hole_clearance": 0.254,
|
||||
"min_hole_to_hole": 0.254,
|
||||
"min_microvia_diameter": 0.254,
|
||||
"min_microvia_drill": 0.127,
|
||||
"min_silk_clearance": 0.0,
|
||||
"min_through_hole_diameter": 0.3302,
|
||||
"min_track_width": 0.15239999999999998,
|
||||
"min_via_annular_width": 0.049999999999999996,
|
||||
"min_via_diameter": 0.6858,
|
||||
"min_through_hole_diameter": 0.254,
|
||||
"min_track_width": 0.127,
|
||||
"min_via_annular_width": 0.1016,
|
||||
"min_via_diameter": 0.4572,
|
||||
"use_height_for_length_calcs": true
|
||||
},
|
||||
"track_widths": [
|
||||
0.0,
|
||||
0.1524,
|
||||
0.2032,
|
||||
0.2413,
|
||||
0.254,
|
||||
0.29337,
|
||||
0.3048,
|
||||
@ -374,19 +375,19 @@
|
||||
"classes": [
|
||||
{
|
||||
"bus_width": 12.0,
|
||||
"clearance": 0.1524,
|
||||
"diff_pair_gap": 0.25,
|
||||
"clearance": 0.127,
|
||||
"diff_pair_gap": 0.127,
|
||||
"diff_pair_via_gap": 0.25,
|
||||
"diff_pair_width": 0.2,
|
||||
"diff_pair_width": 0.2032,
|
||||
"line_style": 0,
|
||||
"microvia_diameter": 0.508,
|
||||
"microvia_drill": 0.127,
|
||||
"microvia_diameter": 0.4572,
|
||||
"microvia_drill": 0.254,
|
||||
"name": "Default",
|
||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||
"track_width": 0.2794,
|
||||
"via_diameter": 0.6858,
|
||||
"via_drill": 0.3302,
|
||||
"track_width": 0.127,
|
||||
"via_diameter": 0.4572,
|
||||
"via_drill": 0.254,
|
||||
"wire_width": 6.0
|
||||
}
|
||||
],
|
||||
|
@ -61,6 +61,9 @@
|
||||
)
|
||||
|
||||
(symbol_instances
|
||||
(path "/00000000-0000-0000-0000-00005037043e/00000000-0000-0000-0000-0000616412a9"
|
||||
(reference "#PWR01") (unit 1) (value "GND") (footprint "")
|
||||
)
|
||||
(path "/00000000-0000-0000-0000-0000503bb638/00000000-0000-0000-0000-000050457e6b"
|
||||
(reference "#PWR02") (unit 1) (value "GND") (footprint "")
|
||||
)
|
||||
@ -994,9 +997,6 @@
|
||||
(path "/00000000-0000-0000-0000-00005037043e/00000000-0000-0000-0000-0000603d5946"
|
||||
(reference "#PWR0329") (unit 1) (value "VCC") (footprint "")
|
||||
)
|
||||
(path "/00000000-0000-0000-0000-00005037043e/00000000-0000-0000-0000-0000616412a9"
|
||||
(reference "#PWR?") (unit 1) (value "GND") (footprint "")
|
||||
)
|
||||
(path "/00000000-0000-0000-0000-0000503bb638/00000000-0000-0000-0000-00004faecb99"
|
||||
(reference "C1") (unit 1) (value "33pF") (footprint "hackrf:GSG-0402")
|
||||
)
|
||||
|
File diff suppressed because it is too large
Load Diff
Reference in New Issue
Block a user