Martin Ling bd7d0b9194 Correct a misleading comment.
The effect of the lsr instruction here is to shift the LSB of r0 into
the processor's carry flag. The subsequent bcc instruction ("branch if
carry clear") will then branch if this bit was zero.

The LSB corresponds to the exchange interrupt flag for slice A only. The
other interrupt flag bits are not checked here, contrary to the comment.
2022-01-03 18:48:04 +00:00
..
2022-01-03 18:48:04 +00:00
2020-02-11 16:59:59 +00:00
2020-01-22 21:23:30 +00:00
2020-01-22 21:23:30 +00:00