
In the idle mode, the M0 simply waits for a different mode to be set. No SGPIO access is done. One extra cycle is added to both TX code paths, to check whether the M0 should return to the idle loop based on the mode setting. The RX paths are unaffected as the branch to RX is handled first.