

U23 starts up on this 12 MHz crystal. This makes it possible to use USB DFU boot mode. It should be possible to switch to GP_CLKIN provided by the clock generator IC (MCL-CLK) if desired.

C155 and C156 values are a guess. The datasheet doesn't state the acceptable voltage range for GP_CLKIN.


Series resistors are here because of a possible overshoot/undershoot problem. They may be able to be removed safely. Anyway, they probably will minimize damage in the event of SGPIO/CPLD misconfiguration.


R97 may be installed to connect SGPIO8 to the CPLD. By default SGPIO8 is used as a clock input.

Boot selection:

USART0	GND	P2_9	P2_8	P1_2	P1_1
SPIFI	GND	GND	GND	GND	VCC
USB0	GND	VCC	GND	VCC	VCC
SSP0	GND	VCC	VCC	VCC	VCC
USART3	VCC	GND	GND	GND	GND

Default boot configuration is SPIFI. Install headers and jumpers (and optionally resistors) to reconfigure.





S5P1_SCK SCLK_XCVR
 S5P1_MOSI DIN_XCVR
 S5P1_MISO DOUT_XCVR

R41 39
 R42 39

DNP R18 47
 DNP R19 47

Install R18 and R19 only if 1V8 is used for U18.

remove FB2 if optional RF LDO is installed

U26 RF LDO
 VIN VOUT
 GND EN NC
 1 2 3 4 5

1uF C159
 DNP
 INDUCTOR L3
 INDUCTOR L4
 FILTER FB2
 C117 DNP
 C105 10uF
 P36 VAA
 DNP

serial test points
 P37 SCL
 P38 SDA
 P39 S5P1_SCK
 P40 S5P1_MOSI
 P41 S5P1_MISO

CLK0 is at the sample rate
 CLK1 is at sample rate x2
 CLK2 is at sample rate x2

Install C165, and R92 as necessary to match output.
 For CMOS output, install 0 ohm resistor in place of C165; do not install R92.

Install C118, C164, R45, R84, and R85 as necessary to match input.
 For CMOS input, install 0 ohm resistors in place of C118 and C164; do not install R45, R84, or R85.


Use 0 ohm resistors to select clock output voltage.

VDDDA 100nF C119
 VDDDB 100nF C120
 VDDOC 100nF C121
 VDDOD 100nF C122

Use 0 ohm resistors to select MAX5864 I/O voltage.

VDD 100nF C123
 VDD 2.2uF C124

License: GPL v2		Copyright 2012 Michael Ossmann	
File: baseband.sch		Sheet: /baseband/	
Title: jawbreaker			
Size: User	Date: 6 nov 2012	Rev:	
KiCad E.D.A. eeschema (2012-05-21 BZR 3261)-stable		Id: 3/4	



License: GPL v2
 Copyright 2012 Michael Ossmann
 File: frontend.sch
 Sheet: /frontend/
 Title: jawbreaker
 Size: User Date: 6 nov 2012 Rev:
 KiCad E.D.A. eeschema (2012-05-21 BZR 3261)-stable Id: 2/4

Expected MIX_CLK is 1.8 to 3.3 V peak-to-peak at 25 to 52 MHz. It is divided down to 0.5 to 1.5 V (REF_IN).

Install P4 and cut R44 to disable 900 MHz PCB antenna and enable external antenna.

switch control logic ensures valid switch configurations