Michael Ossmann
|
ca2162da29
|
forgot to save schematic
|
2013-11-16 21:26:07 -07:00 |
|
Michael Ossmann
|
95ffc704a1
|
P28 and P29 reworked, exposed unused SGPIO signals, moved some CPLD JTAG signals to P28
|
2013-11-16 21:22:25 -07:00 |
|
Michael Ossmann
|
fecc7346b3
|
GND test points
|
2013-11-11 19:25:28 -07:00 |
|
Michael Ossmann
|
a8c2c0b6d1
|
more decoupling caps
|
2013-11-11 19:07:28 -07:00 |
|
Michael Ossmann
|
c5533b3c96
|
reworked zones so LED signals do not cross power planes
|
2013-11-11 18:04:45 -07:00 |
|
Michael Ossmann
|
515b6973aa
|
exposed GCK1, GCK2 on expansion P28 instead of extra CPLD pins. also ditched 1V8 on P30
|
2013-11-11 17:23:45 -07:00 |
|
Michael Ossmann
|
20518a77d5
|
SPIFI test points
|
2013-11-10 23:17:48 -07:00 |
|
Michael Ossmann
|
198bc7afeb
|
TVS diodes for CLKIN and CLKOUT
|
2013-11-10 20:19:38 -07:00 |
|
Michael Ossmann
|
afba176de4
|
USB shield break-out
|
2013-11-10 20:11:00 -07:00 |
|
Michael Ossmann
|
1fa9c9aa04
|
many test points
|
2013-11-10 19:53:25 -07:00 |
|
Michael Ossmann
|
61176e5371
|
selected a new part for USB ESD protection
|
2013-11-10 16:49:26 -07:00 |
|
Michael Ossmann
|
c5ca300a53
|
P22 consolidation, expansion
|
2013-11-09 23:32:45 -07:00 |
|
Michael Ossmann
|
d5da6dfee7
|
VBUS passives just in case
|
2013-11-09 21:17:30 -07:00 |
|
Michael Ossmann
|
02781f6bc5
|
extra footprints for clock signal passives just in case
|
2013-11-09 19:45:17 -07:00 |
|
Michael Ossmann
|
b915582f49
|
series resistors on RESET and DFU lines just in case
|
2013-11-09 18:52:55 -07:00 |
|
Michael Ossmann
|
f139288f62
|
fixed SMA connector selection
|
2013-11-09 18:20:06 -07:00 |
|
Michael Ossmann
|
6b1cd52246
|
connected RF shield
|
2013-11-09 12:56:09 -07:00 |
|
Michael Ossmann
|
08655a1fa1
|
new style PCB trace jumper to minimize DRC errors
|
2013-11-09 10:38:11 -07:00 |
|
Michael Ossmann
|
08a3f1cc13
|
VAA (RF supply) LED
|
2013-11-08 21:19:14 -07:00 |
|
Michael Ossmann
|
2edd0caa66
|
pushbutton component selection
|
2013-11-08 17:26:14 -07:00 |
|
Michael Ossmann
|
7dadbcb612
|
finished the trickiest digital signal routing
|
2013-11-07 17:12:34 -07:00 |
|
Michael Ossmann
|
42076ce57a
|
P20 consolidation
|
2013-11-07 10:04:52 -07:00 |
|
Michael Ossmann
|
8720b84e3e
|
started rearranging expansion headers
|
2013-11-06 23:24:51 -07:00 |
|
Michael Ossmann
|
b2291ba5d9
|
SPI flash layout
|
2013-11-06 15:32:09 -07:00 |
|
Michael Ossmann
|
bef5835d54
|
USB, regulator layout
|
2013-11-01 18:10:49 -06:00 |
|
Michael Ossmann
|
4af6b1688b
|
LPC4320 placed
|
2013-11-01 16:53:22 -06:00 |
|
Michael Ossmann
|
52c7f3297b
|
CPLD layout
|
2013-11-01 00:03:15 -06:00 |
|
Michael Ossmann
|
aff2a579e3
|
MAX5864 layout, rearranged analog baseband headers
|
2013-10-31 22:44:55 -06:00 |
|
Michael Ossmann
|
17e469c979
|
analog baseband headers
|
2013-10-31 21:45:34 -06:00 |
|
Michael Ossmann
|
c6bacf0e21
|
module selection update to agree with recent schematic changes
|
2013-10-28 17:06:49 -06:00 |
|
Michael Ossmann
|
822b0e73fc
|
HackRF One: started hardware design by copying Jawbreaker
|
2013-09-29 18:33:34 -06:00 |
|