Jared Boone
|
b7a46af009
|
I was misusing SGPIO_CTRL_ENABLE. Instead, use SGPIO_CTRL_DISABLE to disable slices.
|
2012-06-13 21:54:48 -07:00 |
|
Michael Ossmann
|
b9cde55f8c
|
initial RFFC5071 support
|
2012-06-13 21:28:46 -06:00 |
|
Michael Ossmann
|
b54ec7e0ab
|
Merge branch 'master' of github.com:mossmann/hackrf
|
2012-06-13 21:23:47 -06:00 |
|
Michael Ossmann
|
25c3f6729d
|
Merge branch 'jboone-master'
|
2012-06-13 21:23:10 -06:00 |
|
Michael Ossmann
|
ad080a355a
|
pull request #10, resolved conflicts
|
2012-06-13 21:21:34 -06:00 |
|
Michael Ossmann
|
10cebd1f83
|
RFFC5071 pin defs
|
2012-06-13 21:08:07 -06:00 |
|
Jared Boone
|
2932bb2bd4
|
I cocked-up backing out an unwanted change to CFLAGS which created badness in the Makefile_inc.mk file.
|
2012-06-13 18:13:26 -07:00 |
|
Jared Boone
|
d6cf4ec014
|
Initial SGPIO implementation. Sends a constant value to each channel of the DAC that can be measured as differential voltages to identify which channel is which.
|
2012-06-13 18:04:13 -07:00 |
|
Jared Boone
|
61b7b76912
|
OOPS. Missed changes from clock reconfiguration two commits (and five minutes) ago.
|
2012-06-13 17:58:14 -07:00 |
|
Jared Boone
|
d99533d112
|
Added C99 support to CFLAGS. It's been 13 years now...
|
2012-06-13 17:53:57 -07:00 |
|
Jared Boone
|
02f61f4d64
|
Added r_div argument to si5351c_configure_multisynth(). Modified Jellybean clock setup to provide 10MHz clock to MAX5864 and 20MHz to CPLD (both inverted and non-inverted).
|
2012-06-13 17:53:10 -07:00 |
|
Jared Boone
|
ca18d36779
|
#defines for CPLD JTAG interface on LPC43xx.
|
2012-06-13 16:47:38 -07:00 |
|
Michael Ossmann
|
bc5218f1e9
|
Merge pull request #9 from TitanMKD/master
LPCXpresso LPC43xx Debugger Tutorial
|
2012-06-13 16:16:39 -07:00 |
|
TitanMKD
|
8828cf2b24
|
LPCXpresso IDE Flash/Debug Tutorial for LPC43xx SPIFI
|
2012-06-14 01:09:04 +02:00 |
|
Michael Ossmann
|
056ddd0601
|
r divider configurable, added CLK5 for mixer reference input
|
2012-06-13 16:02:40 -06:00 |
|
TitanMKD
|
43f7626de3
|
Fix Linker bug copy ROM to RAM & exec from RAM (need more test).
|
2012-06-13 01:06:44 +02:00 |
|
Michael Ossmann
|
287e64a9c0
|
figured out the offending bit in register 21
|
2012-06-11 23:18:07 -06:00 |
|
Michael Ossmann
|
a47e3fd57d
|
got simpletx working but note comment in max2837.c about one weird register
|
2012-06-11 22:53:06 -06:00 |
|
Michael Ossmann
|
d876ae7e86
|
max2837 and simpletx additions, still not quite working
|
2012-06-11 15:09:33 -06:00 |
|
TitanMKD
|
6baef56b81
|
Merge branch 'master' of git://github.com/mossmann/hackrf
|
2012-06-11 22:40:24 +02:00 |
|
TitanMKD
|
2e05f03d83
|
Startup & Performance test using SysTick Timer.
|
2012-06-11 22:39:22 +02:00 |
|
Michael Ossmann
|
2af0859f87
|
typo fix
|
2012-06-11 11:20:47 -06:00 |
|
TitanMKD
|
7a990e17c1
|
Merge branch 'master' of git://github.com/mossmann/hackrf
|
2012-06-11 18:42:06 +02:00 |
|
Michael Ossmann
|
1806658d6c
|
max2837_set_frequency() bug fix
|
2012-06-10 19:11:23 -06:00 |
|
TitanMKD
|
ba13c79a37
|
Added ROM to RAM code copy & exec => Warning requires latest version of libopencm3 !!
|
2012-06-10 11:46:55 +02:00 |
|
Michael Ossmann
|
69d22ce22b
|
setting those TX registers is unnecessary, we just have to set the TXENABLE pin
|
2012-06-09 21:14:25 -06:00 |
|
Michael Ossmann
|
65e5707e3f
|
removed read bit from bus pirate writes, bp compile fix
|
2012-06-08 15:42:28 -06:00 |
|
Will Code
|
fa4e1ce0f7
|
max2837: explicit unsigned on constants >31 bits
|
2012-06-08 11:54:38 -04:00 |
|
Will Code
|
d077cf9ca1
|
max2837: get rid of test(), since we're starting to do real commands
|
2012-06-08 10:50:55 -04:00 |
|
Will Code
|
998352a3a3
|
max2837: forgot to flush in tx
|
2012-06-08 10:47:16 -04:00 |
|
Will Code
|
a6eb93897a
|
max2837: add tx startup (maybe?) to test program
|
2012-06-08 10:41:12 -04:00 |
|
Michael Ossmann
|
5c6542d827
|
simpletx: test program to transmit a carrier, does not work yet
|
2012-06-07 22:19:32 -06:00 |
|
Michael Ossmann
|
52dae9ba73
|
added real SPI write function
|
2012-06-07 22:16:56 -06:00 |
|
Michael Ossmann
|
077f4dece0
|
workaround that allows LIBOPENCM3 to point to either the source dir or the install dir
|
2012-06-07 20:11:33 -06:00 |
|
Michael Ossmann
|
31db86b5d5
|
finished cleaning up BINARY/TARGET mess
|
2012-06-07 19:40:31 -06:00 |
|
Michael Ossmann
|
65b02cf6c9
|
reversed include addition. lpc43.h is no longer needed now that we are using libopencm3.
|
2012-06-07 19:30:54 -06:00 |
|
Jared Boone
|
f44bbdac13
|
Merge branch 'master' of https://github.com/TitanMKD/hackrf
|
2012-06-07 17:28:38 -07:00 |
|
TitanMKD
|
352b82f641
|
Fixed Clock Init (to be tested on other board).
|
2012-06-08 02:24:05 +02:00 |
|
Jared Boone
|
7501238ec2
|
Change use of Makefile BINARY to TARGET.
|
2012-06-07 16:55:06 -07:00 |
|
Jared Boone
|
b2d733921f
|
Added stdint.h #include for blinky's use of C standard integer types.
|
2012-06-07 16:35:10 -07:00 |
|
Jared Boone
|
cea1a66d39
|
Added hackrf_core.h #include for lpc43.h dependency.
|
2012-06-07 16:34:36 -07:00 |
|
Jared Boone
|
823f6e6595
|
Corrected path for libopencm3 LDFLAGS and %.elf dependency.
|
2012-06-07 16:30:47 -07:00 |
|
Jared Boone
|
b434689250
|
Fixed typo in declaration of OBJ variable.
|
2012-06-07 16:27:51 -07:00 |
|
Jared Boone
|
fe9b6689d0
|
Added Emacs-style file type declaration.
|
2012-06-07 16:26:58 -07:00 |
|
Michael Ossmann
|
9a7219eb4d
|
removed PLL1 stages as they no longer seem to be necessary since the power-down fix
|
2012-06-07 13:40:59 -06:00 |
|
Michael Ossmann
|
98b6e92f97
|
fixed PLL1 startup problem by not powering it down first
|
2012-06-07 13:28:47 -06:00 |
|
Michael Ossmann
|
5aec76eedc
|
startup example/test firmware
|
2012-06-07 12:02:49 -06:00 |
|
Michael Ossmann
|
d1d1434fed
|
bring up PLL1 in stages
|
2012-06-07 12:00:30 -06:00 |
|
Michael Ossmann
|
6ec040698c
|
Makefile fixes
|
2012-06-07 10:25:42 -06:00 |
|
Michael Ossmann
|
0fd513fc5d
|
libopencm3 dependency note
|
2012-06-07 08:25:43 -06:00 |
|