Michael Ossmann
|
515b6973aa
|
exposed GCK1, GCK2 on expansion P28 instead of extra CPLD pins. also ditched 1V8 on P30
|
2013-11-11 17:23:45 -07:00 |
|
Michael Ossmann
|
f576fc27f0
|
rerouted 1V8
|
2013-11-11 16:58:30 -07:00 |
|
Michael Ossmann
|
1b3da372b9
|
CPLD JTAG cleanup
|
2013-11-11 16:37:43 -07:00 |
|
Michael Ossmann
|
4577439912
|
keep GCK1 on front side
|
2013-11-11 16:32:37 -07:00 |
|
Michael Ossmann
|
174c3b427b
|
still cleaning
|
2013-11-11 11:09:48 -07:00 |
|
Michael Ossmann
|
fbcc3b60ec
|
still more clean-up
|
2013-11-11 10:57:08 -07:00 |
|
Michael Ossmann
|
923971402c
|
a little more clean-up
|
2013-11-11 10:51:12 -07:00 |
|
Michael Ossmann
|
976096f019
|
a little clean-up
|
2013-11-11 10:25:46 -07:00 |
|
Michael Ossmann
|
f7e1b15cc9
|
more mounting holes
|
2013-11-11 10:04:29 -07:00 |
|
Michael Ossmann
|
20518a77d5
|
SPIFI test points
|
2013-11-10 23:17:48 -07:00 |
|
Michael Ossmann
|
5beef42bc5
|
track clean-up
|
2013-11-10 23:11:04 -07:00 |
|
Michael Ossmann
|
d6b7202e64
|
corner holes
|
2013-11-10 20:23:04 -07:00 |
|
Michael Ossmann
|
198bc7afeb
|
TVS diodes for CLKIN and CLKOUT
|
2013-11-10 20:19:38 -07:00 |
|
Michael Ossmann
|
afba176de4
|
USB shield break-out
|
2013-11-10 20:11:00 -07:00 |
|
Michael Ossmann
|
1fa9c9aa04
|
many test points
|
2013-11-10 19:53:25 -07:00 |
|
Michael Ossmann
|
61176e5371
|
selected a new part for USB ESD protection
|
2013-11-10 16:49:26 -07:00 |
|
Michael Ossmann
|
c5ca300a53
|
P22 consolidation, expansion
|
2013-11-09 23:32:45 -07:00 |
|
Michael Ossmann
|
d5da6dfee7
|
VBUS passives just in case
|
2013-11-09 21:17:30 -07:00 |
|
Michael Ossmann
|
02781f6bc5
|
extra footprints for clock signal passives just in case
|
2013-11-09 19:45:17 -07:00 |
|
Michael Ossmann
|
b915582f49
|
series resistors on RESET and DFU lines just in case
|
2013-11-09 18:52:55 -07:00 |
|
Michael Ossmann
|
f139288f62
|
fixed SMA connector selection
|
2013-11-09 18:20:06 -07:00 |
|
Michael Ossmann
|
297639df6e
|
chose a different button
|
2013-11-09 17:26:14 -07:00 |
|
Michael Ossmann
|
ee5e6f1dfa
|
paste layer cleanup
|
2013-11-09 13:35:10 -07:00 |
|
Michael Ossmann
|
6b1cd52246
|
connected RF shield
|
2013-11-09 12:56:09 -07:00 |
|
Michael Ossmann
|
08655a1fa1
|
new style PCB trace jumper to minimize DRC errors
|
2013-11-09 10:38:11 -07:00 |
|
Michael Ossmann
|
8b1d4aadf5
|
recovered unsaved schematic modifications
|
2013-11-09 10:24:02 -07:00 |
|
Michael Ossmann
|
2a04fa4d10
|
more DRC cleanup
|
2013-11-09 10:20:56 -07:00 |
|
Michael Ossmann
|
7c03751e21
|
DRC cleanup
|
2013-11-09 09:57:42 -07:00 |
|
Michael Ossmann
|
5fdb5634d2
|
placed SSP1 test points
|
2013-11-08 21:31:16 -07:00 |
|
Michael Ossmann
|
08a3f1cc13
|
VAA (RF supply) LED
|
2013-11-08 21:19:14 -07:00 |
|
Michael Ossmann
|
552bc451a8
|
right angle LEDs
|
2013-11-08 18:40:39 -07:00 |
|
Michael Ossmann
|
2edd0caa66
|
pushbutton component selection
|
2013-11-08 17:26:14 -07:00 |
|
Michael Ossmann
|
7dadbcb612
|
finished the trickiest digital signal routing
|
2013-11-07 17:12:34 -07:00 |
|
Michael Ossmann
|
42076ce57a
|
P20 consolidation
|
2013-11-07 10:04:52 -07:00 |
|
Michael Ossmann
|
8720b84e3e
|
started rearranging expansion headers
|
2013-11-06 23:24:51 -07:00 |
|
Michael Ossmann
|
62dd06fdc6
|
started back side routing
|
2013-11-06 20:59:54 -07:00 |
|
Michael Ossmann
|
f7361217c1
|
CPLD expansion routing
|
2013-11-06 17:37:05 -07:00 |
|
Michael Ossmann
|
e93158b4e5
|
clock signal routing
|
2013-11-06 16:54:24 -07:00 |
|
Michael Ossmann
|
aad83b7118
|
supply zones
|
2013-11-06 16:17:06 -07:00 |
|
Michael Ossmann
|
b2291ba5d9
|
SPI flash layout
|
2013-11-06 15:32:09 -07:00 |
|
Michael Ossmann
|
3ed0112672
|
misc. layout
|
2013-11-05 17:51:18 -07:00 |
|
Michael Ossmann
|
a374c4191a
|
CPLD JTAG header
|
2013-11-05 16:45:53 -07:00 |
|
Michael Ossmann
|
b2a6dba955
|
cleaned up Si5351C layout
|
2013-11-05 16:28:29 -07:00 |
|
Jared Boone
|
4917c5019a
|
Additional CGU register decoding in dump_cgu.py.
|
2013-11-02 22:51:35 -07:00 |
|
Michael Ossmann
|
bef5835d54
|
USB, regulator layout
|
2013-11-01 18:10:49 -06:00 |
|
Michael Ossmann
|
4af6b1688b
|
LPC4320 placed
|
2013-11-01 16:53:22 -06:00 |
|
Michael Ossmann
|
52c7f3297b
|
CPLD layout
|
2013-11-01 00:03:15 -06:00 |
|
Michael Ossmann
|
c7d8636858
|
hopeful Si5351C placement
|
2013-10-31 23:04:19 -06:00 |
|
Michael Ossmann
|
aff2a579e3
|
MAX5864 layout, rearranged analog baseband headers
|
2013-10-31 22:44:55 -06:00 |
|
Michael Ossmann
|
17e469c979
|
analog baseband headers
|
2013-10-31 21:45:34 -06:00 |
|