Jared Boone
|
256d6ccef0
|
Re-scope buffer[] to solve unread array warning.
|
2014-11-10 11:19:50 -08:00 |
|
Jared Boone
|
9e95d235b4
|
Create separate CMake toolchain file. Add references to toolchain file in each firmware CMakeLists.txt. I suspect this can be simpler still, just not sure how, yet...
|
2014-08-11 16:43:58 -07:00 |
|
Jared Boone
|
2a7ed069c7
|
Firmware build system is now CMake, and seems much more sane on the whole.
|
2014-08-11 16:37:14 -07:00 |
|
Jared Boone
|
574056c495
|
Fix long-standing example projects breakage due to tuning and SGPIO API and dependency changes.
|
2014-01-02 18:24:55 -08:00 |
|
Jared Boone
|
893c20e41f
|
Fix naming problem with SGPIO test project. This is due to my use of VPATH in Makefile_inc.mk, which I'm starting to regret a little bit...
|
2013-11-20 15:24:14 -08:00 |
|
Jared Boone
|
63b1a25979
|
Consolidate a few clock setup tasks that repeat among many projects into cpu_clock_init().
|
2012-10-17 11:45:30 -07:00 |
|
Jared Boone
|
9b579232a7
|
Consolidated single-slice SGPIO configuration functions into single sgpio_configure() function.
|
2012-10-11 15:45:28 -07:00 |
|
Jared Boone
|
c02bf358d1
|
Added license/copyright to several Makefiles.
|
2012-10-10 15:50:31 -07:00 |
|
Jared Boone
|
5989465eb9
|
Add SGPIO configuration API and code, extracted from existing SGPIO projects.
|
2012-10-10 14:30:28 -07:00 |
|
Jared Boone
|
f574f70a87
|
More small tweaks due to CGU register #define changes.
|
2012-09-27 17:52:36 -07:00 |
|
Jared Boone
|
72ee83eda9
|
Moving gpio_setup() / pin_setup() functions in separate projects to hackrf_core.h/c.
Moved enable_1v8_power() and release_cpld_jtag_pins() to hackrf_core.h/c.
|
2012-07-31 21:38:57 -07:00 |
|
Jared Boone
|
2e16f51252
|
Python program to verify logic on the Lollipop board.
|
2012-06-19 23:09:42 -07:00 |
|
Jared Boone
|
72e3dc1e21
|
TX sample generation loop that outputs an eight-sample sine wave. (1.25MHz assuming 10MHz codec clock.)
|
2012-06-15 16:20:46 -07:00 |
|
Jared Boone
|
bab6ec5fef
|
Move buffer allocation to before enabling CPLD I/O, so as not to mess up I/Q synchronization.
|
2012-06-15 16:16:05 -07:00 |
|
Jared Boone
|
e32a60495a
|
Change initial TX output data to the neutral value (0x80).
|
2012-06-15 16:14:58 -07:00 |
|
Jared Boone
|
59a5b92300
|
Correct CPLD JTAG pin release code to properly tri-state the pins.
|
2012-06-15 16:13:17 -07:00 |
|
Jared Boone
|
74ad447ec7
|
More idiotic editor formatting fixup.
|
2012-06-14 11:48:07 -07:00 |
|
Jared Boone
|
388cad86de
|
Code to capture ADC data into a buffer using a tight loop on the M4.
|
2012-06-14 11:31:11 -07:00 |
|
Jared Boone
|
878936645d
|
Corrected my correction of my misunderstanding of how SGPIO_CTRL_ENABLE works. Turns out I *can* immediately disable a slice using ENABLE. If I want to synchronously disable a slice, I do it via DISABLE. And if I want to screw up my code, I (unwittingly) set all slices to synchronously disable, then configure SGPIO and watch my slices run once and stop. :-( All better now.
|
2012-06-14 11:30:03 -07:00 |
|
Jared Boone
|
3c35e39e55
|
Clean up SGPIO TX code a little bit.
|
2012-06-13 22:00:37 -07:00 |
|
Jared Boone
|
b5ec859eaf
|
Remove comment of dead code.
|
2012-06-13 22:00:11 -07:00 |
|
Jared Boone
|
17446f6295
|
Add RX test, which receives data into a single slice.
|
2012-06-13 21:58:47 -07:00 |
|
Jared Boone
|
b7a46af009
|
I was misusing SGPIO_CTRL_ENABLE. Instead, use SGPIO_CTRL_DISABLE to disable slices.
|
2012-06-13 21:54:48 -07:00 |
|
Jared Boone
|
d6cf4ec014
|
Initial SGPIO implementation. Sends a constant value to each channel of the DAC that can be measured as differential voltages to identify which channel is which.
|
2012-06-13 18:04:13 -07:00 |
|