Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

RFFC5071 integer tuning function

Browse Source
This commit is contained in:
Michael Ossmann
2012-08-23 16:30:45 -06:00
parent 344a2f2a83
commit 834b3aabd1
2 changed files with 39 additions and 181 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

217
firmware/common/rffc5071.c
View File

@ -54,194 +54,49 @@ void rffc5071_init(void)
//rffc5071_reg_write(MIX_CONT, 0xc800); /* full duplex */ //rffc5071_reg_write(MIX_CONT, 0xc800); /* full duplex */
rffc5071_reg_write(RFFC5071_MIX_CONT, 0x4800); /* half duplex */ rffc5071_reg_write(RFFC5071_MIX_CONT, 0x4800); /* half duplex */
}
/* #define LO_MAX 5400
* setup for 250 MHz LO: #define REF_FREQ 50
* n_lo = 4
* lodiv = 16 (2^4, so set to 4)
* fvco = 4 GHz
* fbkdiv = 4
* ndiv = 20
* n = 20
* nummsb = 0
* numlsb = 0
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0a48);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x0000);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0x0000);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/* /* configure frequency synthesizer in integer mode (lo in MHz) */
* setup for 400 MHz LO: void rffc5071_config_synth_int(uint16_t lo) {
* lodiv = 8 (2^3, so set to 3) uint8_t n_lo;
* fvco = 3200 MHz uint8_t lodiv;
* fbkdiv = 2 uint16_t fvco;
* ndiv = 32 uint8_t fbkdiv;
* n = 32 uint16_t n;
* nummsb = 0
* numlsb = 0
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x1034);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x0000);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0x0000);
/* /* n_lo = int(log2(LO_MAX/lo)) */
* setup for 500 MHz LO: for (n_lo = 0; n_lo < 5; n_lo++)
* n_lo = 3 if ((2 << n_lo) > (LO_MAX / lo))
* lodiv = 8 (2^3, so set to 3) break;
* fvco = 4 GHz
* fbkdiv = 4 lodiv = 1 << n_lo;
* ndiv = 20 fvco = lodiv * lo;
* n = 20
* nummsb = 0 if (fvco > 3200) {
* numlsb = 0 fbkdiv = 4;
*/ /* set charge pump for VCO > 3.2 GHz */
rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0a39); rffc5071_reg_write(RFFC5071_LF, 0xbefb);
} else {
fbkdiv = 2;
}
n = (fvco / fbkdiv) / REF_FREQ;
rffc5071_reg_write(RFFC5071_P1_FREQ1,
(n << 7) | (n_lo << 4) | (fbkdiv << 1));
rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x0000); rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x0000);
rffc5071_reg_write(RFFC5071_P1_FREQ3, 0x0000); rffc5071_reg_write(RFFC5071_P1_FREQ3, 0x0000);
/* charge pump set for VCO > 3.2 GHz */ }
rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/* void rffc5071_enable_tx(void) {
* setup for 513 MHz LO:
* n_lo = 3
* lodiv = 8 (2^3, so set to 3)
* fvco = 4104 MHz
* fbkdiv = 4
* ndiv = 20.52
* n = 20
* nummsb = 34078 (0x851e)
* numlsb = 184 (0xb8)
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0a38);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x851e);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0xb800);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/*
* setup for 1 GHz LO:
* n_lo = 2
* lodiv = 4 (2^2, so set to 2)
* fvco = 4 GHz
* fbkdiv = 4
* ndiv = 20
* n = 20
* nummsb = 0
* numlsb = 0
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0a29);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x0000);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0x0000);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/*
* setup for 1417 MHz LO:
* n_lo = 1
* lodiv = 2 (2^1, so set to 1)
* fvco = 2834 MHz
* fbkdiv = 2
* ndiv = 28.34
* n = 28
* nummsb = 22282 (570a)
* numlsb = 61 (0x3d)
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0e14);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x570a);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0x3d00);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/*
* setup for 2 GHz LO:
* n_lo = 1
* lodiv = 2 (2^1, so set to 1)
* fvco = 4 GHz
* fbkdiv = 4
* ndiv = 20
* n = 20
* nummsb = 0
* numlsb = 0
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0a19);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x0000);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0x0000);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/*
* setup for 2191 GHz LO:
* n_lo = 1
* lodiv = 2 (2^1, so set to 1)
* fvco = 4382 MHz
* fbkdiv = 4
* ndiv = 21.91
* n = 21
* nummsb = 59637 (0xe8f5)
* numlsb = 194 (0xc2)
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0a98);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0xe8f5);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0xc200);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/*
* setup for 2341 GHz LO:
* n_lo = 1
* lodiv = 2 (2^1, so set to 1)
* fvco = 4682 MHz
* fbkdiv = 4
* ndiv = 23.41
* n = 23
* nummsb = 26869 (0x68f5)
* numlsb = 194 (0xc2)
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0b9a);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x68f5);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0xc200);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/*
* setup for 2341 GHz LO:
* n_lo = 1
* lodiv = 2 (2^1, so set to 1)
* fvco = 4782 MHz
* fbkdiv = 4
* ndiv = 23.91
* n = 23
* nummsb = 59637 (0xe8f5)
* numlsb = 194 (0xc2)
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0b9a);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0xe8f5);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0xc200);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/*
* setup for 2411 GHz LO:
* n_lo = 1
* lodiv = 2 (2^1, so set to 1)
* fvco = 4822 MHz
* fbkdiv = 4
* ndiv = 24.11
* n = 24
* nummsb = 7208 (0x1c28)
* numlsb = 245 (0xf5)
*/
//rffc5071_reg_write(RFFC5071_P1_FREQ1, 0x0c18);
//rffc5071_reg_write(RFFC5071_P1_FREQ2, 0x1c28);
//rffc5071_reg_write(RFFC5071_P1_FREQ3, 0xf500);
/* charge pump set for VCO > 3.2 GHz */
//rffc5071_reg_write(RFFC5071_LF, 0xbefb);
/* enable device */
rffc5071_reg_write(RFFC5071_SDI_CTRL, 0xc000); /* mixer 1 (TX) */ rffc5071_reg_write(RFFC5071_SDI_CTRL, 0xc000); /* mixer 1 (TX) */
//rffc5071_reg_write(RFFC5071_SDI_CTRL, 0xe000); /* mixer 2 (RX) */ }
void rffc5071_enable_rx(void) {
rffc5071_reg_write(RFFC5071_SDI_CTRL, 0xe000); /* mixer 2 (RX) */
} }
void serial_delay(void) void serial_delay(void)

3
firmware/common/rffc5071.h
View File

@ -56,5 +56,8 @@
#define RFFC5071_READBACK 0x1F #define RFFC5071_READBACK 0x1F
void rffc5071_init(void); void rffc5071_init(void);
void rffc5071_config_synth_int(uint16_t lo);
void rffc5071_enable_tx(void);
void rffc5071_enable_rx(void);
void rffc5071_reg_write(uint8_t reg, uint16_t val); void rffc5071_reg_write(uint8_t reg, uint16_t val);
uint16_t rffc5071_reg_read(uint8_t reg); uint16_t rffc5071_reg_read(uint8_t reg);