Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Make use of i2c0_init() argument to control duty cycle, when APB1 clock shifts from IRC (~12MHz) to PLL1 (204MHz).

Browse Source
This commit is contained in:
Jared Boone
2012-10-17 11:48:35 -07:00
parent 63b1a25979
commit 7fdfde9314
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
firmware/common/hackrf_core.c
View File

@ -39,7 +39,10 @@ void delay(uint32_t duration)
/* clock startup for Jellybean with Lemondrop attached */ /* clock startup for Jellybean with Lemondrop attached */
void cpu_clock_init(void) void cpu_clock_init(void)
{ {
i2c0_init(); /* use IRC as clock source for APB1 (including I2C0) */
CGU_BASE_APB1_CLK = CGU_BASE_APB1_CLK_CLK_SEL(CGU_SRC_IRC);
i2c0_init(15);
si5351c_disable_all_outputs(); si5351c_disable_all_outputs();
si5351c_disable_oeb_pin_control(); si5351c_disable_oeb_pin_control();
@ -120,6 +123,8 @@ void cpu_clock_init(void)
si5351c_enable_clock_outputs(); si5351c_enable_clock_outputs();
//FIXME disable I2C //FIXME disable I2C
/* Kick I2C0 down to 400kHz when we switch over to APB1 clock = 204MHz */
i2c0_init(255);
/* /*
* 12MHz clock is entering LPC XTAL1/OSC input now. On * 12MHz clock is entering LPC XTAL1/OSC input now. On