Sojus07/hackrf
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Correct CPLD JTAG pin release code to properly tri-state the pins.

Browse Source
This commit is contained in:
Jared Boone
2012-06-15 16:13:17 -07:00
parent 9a53fd3a07
commit 59a5b92300
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
firmware/sgpio/sgpio.c
View File

@ -68,10 +68,10 @@ void release_cpld_jtag_pins() {
scu_pinmux(SCU_PINMUX_CPLD_TMS, SCU_GPIO_NOPULL | SCU_CONF_FUNCTION0); scu_pinmux(SCU_PINMUX_CPLD_TMS, SCU_GPIO_NOPULL | SCU_CONF_FUNCTION0);
scu_pinmux(SCU_PINMUX_CPLD_TDI, SCU_GPIO_NOPULL | SCU_CONF_FUNCTION0); scu_pinmux(SCU_PINMUX_CPLD_TDI, SCU_GPIO_NOPULL | SCU_CONF_FUNCTION0);
GPIO_CLR(PORT_CPLD_TDO) = PIN_CPLD_TDO; GPIO_DIR(PORT_CPLD_TDO) &= ~PIN_CPLD_TDO;
GPIO_CLR(PORT_CPLD_TCK) = PIN_CPLD_TCK; GPIO_DIR(PORT_CPLD_TCK) &= ~PIN_CPLD_TCK;
GPIO_CLR(PORT_CPLD_TMS) = PIN_CPLD_TMS; GPIO_DIR(PORT_CPLD_TMS) &= ~PIN_CPLD_TMS;
GPIO_CLR(PORT_CPLD_TDI) = PIN_CPLD_TDI; GPIO_DIR(PORT_CPLD_TDI) &= ~PIN_CPLD_TDI;
} }
void configure_sgpio_pin_functions() { void configure_sgpio_pin_functions() {